High frequency converters based on silicon carbide (SiC) semiconductors are becoming popular, but due to the integration parameters, they are very likely to generate high voltage overshoot and large oscillation, which increase the voltage stress and cause EMC problems. To suppress the voltage overshoot and oscillation, the mechanism is firstly analyzed. Stray inductance is a culprit in causing these problems. To minimize the inductance of power circuit, this paper proposes optimization method including better design of bus-bar structure and parallel connection of snubber capacitors by means of model analysis and formula derivation. To evaluate the method, an inverter model and a prototype were built, several optimization schemes were compared by co-simulation and experimental tests. Experimental results show that the stray inductance of the new bus-bar is 6.4% of the traditional bus-bar. The loop-inductance can be reduced by 46.4% by connecting the capacitors in parallel, and the switching losses can be reduced by 30.8%. This analysis provides guidelines for a full SiC inverter design.
I. INTRODUCTION
Inverters are widely used in many fields such as communication, transportation and electronics [1] - [3] and are developing rapidly towards high frequency, high efficiency and high power-density [4] , [5] . As a new type of wide-bandgap power electronic devices, silicon carbide (SiC) MOSFET have lower junction capacitance and on-resistance, enabling a switching speed of more than 10 times than equivalent silicon (Si) devices. Therefore, SiC devices have a broad application prospect in the high frequency applications [3] , [6] - [8] . However, higher switching speeds mean higher dv/dt and di/dt during switching. The impact of parasitics on switching behavior becomes significantly intensified, which can easily cause voltage overshoot, switching oscillation and power loss during the much faster switching transient [9] - [11] . To prolong the service life of components, switching performance of SiC MOSFET has to be improved.
The culprit leading to voltage overshoot includes current rate of change and stray inductance. At present, there are two main research methods for the above problems. One
The associate editor coordinating the review of this manuscript and approving it for publication was Fei Lu . is to suppress di/dt, the other is to reduce loop-inductance [12] , [13] . Smaller di/dt can be achieved by adjusting the gate-loop parameters. Increasing the drive gate resistance and the drain-source capacitance can attain the goal [14] , [15] .
However, it has to pay the price of increasing switching losses. Reference [16] proposed an active gate driver for SiC-MOSFET based inverter, which further increases the operating range of di/dt. The drawback is that complex drive circuits and control strategy must be designed. The low stray inductance laminated bus-bar can effectively restrain the voltage overshoot and electromagnetic interference [17] - [19] , such as [20] proposed an optimization of stray inductance in laminated bus-bar, [21] gave an analysis for DC-side laminated bus-bar of a high speed switching circuit.
This topic is widely studied and several papers can be found in the literature. The busbar's circuit models which include both self and mutual inductance are developed based on the identified current paths in [22] . Papers [23] propose a method to model the inductance of a busbar by decomposing the busbar into numerous elementary LR segments based on the physical dimensions and structures of the busbar. Paper [24] analyzed the influencing factors of laminated busbars. Techniques concerning inductance minimization are VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ based on reducing the commutation loop size by rearranging the layers disposition [19] , [25] , [26] . However, they did not provide a specific design principle. Furthermore, the method of eliminating voltage overshoot by designing laminated bus-bar is compromised due to the limitations of space and overall system layout. Assembling snubber capacitors can suppress loopinductance [27] . Regretfully, there is no detailed analysis on the selection and layout of snubber capacitors. And the capacitance between bus-bar inter-electrode was ignored.
The aim of this paper is to propose an optimization method to minimize the loop-inductance (loop instituted of SiC-MOSFET module, bus-bar and capacitors) of inverter Based SiC-MOSFET. The circuit model of Dual-SiC MOSFET modules is established firstly. The relationship between voltage overshoot, oscillation and loop-inductance is derived mathematically. To achieve the goal, the author proposes two crucial measures, including (1) Design laminated bus-bar and (2) Parallel snubber capacitors. The guidelines for bus-bar structure design and capacitor layout selection are also provided in detail. The co-simulation using Q3D and Simplorer, as well as an experimental prototype are carried out to validate the performance of the proposed method. Different proposals for optimizing loop-inductance have been implemented on the test-bench and the experimental results with power loss, voltage overshoot and oscillation have been presented and compared. The experimental results clearly demonstrate the effectiveness of the proposed method.
II. GUIDELINES FOR MANUSCRIPT PREPARATION A. TYPICAL SWITCHING MODEL OF DUAL-SiC-MOSFET
To analyze the mechanism of voltage overshoot and oscillation, a macro model shown in Figure. 1 for a SiC-MOSFET is built, where has a bus-voltage (DC) and a Dual-SiC MOSFET model. SiC-MOSFET device model is composed of a main structure and stray parameters. The main structure consists of an N-MOS and an anti-parallel diode. Stray parameters are generated during device packaging, such as gate-inductance (L G ), drain-inductance (L D ), sourceinductance (L S ), gate-source capacitor (C GS ), gate-drain capacitor (C GD ), drain-source capacitor (C DS ) and gateresistance (R G ). R F is the on-resistance of the freewheeling diode (FWD). When the double-pulse test is performed, the upper tube is turned off. Therefore, only the FWD is shown in Figure. 1.
The model also includes load inductance (L load ) and stray inductance of DC bus-bar (L bb ). The loop-inductance can be expressed as L loop = L D + L S + L bb + L bus .
B. MECHANISM OF VOLTAGE OVERSHOOT AND OSCILLATION
The turn-off process of the device can be divided into four phases as shown in Figure 2 . In phase 1 (turn-off delay), the device is turned off, C GS and C GD discharge firstly. the gate-voltage starts to decrease from U GS (h). In phase2(V DS rise), U GS reaches U m , miller voltage, U DS begins to rise. Until U DS reaches U DC , the FWD begins to conduct. In this process, I L is commuted from SiC-MOSFET to FWD. Since the turn-off process lasts only dozens of nanosecond, I D , loop current falls (phase 3) rapidly in a very short time, which produces a prodigious turn-off di/dt. When the high di/dt is flowing through the inductance of the power circuit, a large voltage overshoot will be generated.
The voltage overshoot can be described as
During the SiC MOSFET turn-off process, the current drop slope can be expressed as [28] 
where, g fs is transconductance. Then we get the expression of U os :
In phase4(V GS fall), U DS starts to oscillate due to discharge of the parasitic capacitance. The parasitic capacitance of the SiC-MOSFET is converted according to the theorem
Since the SiC MOSFET is subjected to a large reverse bias voltage after the device is turned off, the diode has a conduction voltage drop across it. Therefore, when the bus voltage is high, C GD C DS < C GS . And usually L G > L S , the gate branch impedance is much larger than the source branch, the drive circuit is considered to be open-circuit. The equivalent circuit can be shown as Figure. 3. When U DS reaches the peak value, the loop current drops to 0. Due to the loop-inductance and parasitic capacitance of the power circuit, u DS returns to the stable value of U DC in a way of damped oscillation. In this stage, the drain-source voltage and drain current in Figure. 3 meet the conditions in
The drain-source voltage can be expressed as
And can be simplified as
where, K is a constant, ω n is oscillation angular frequency, and ξ is the damping coefficient. According to (7) and (8), the oscillation coefficients of the circuit can be calculated like
To verify the aforementioned analysis, the simulation results by using Simplorer are given in Figure. Figure. 4 shows that there is basically a linear relationship between the voltage overshoot ( U ds ) and loop-inductance (L loop ): the higher the stray inductance is, the longer the oscillation period is. It is consistent with the analysis results of (3) and (9) . Therefore, the loop-inductance of the power circuit should be optimized as much as possible.
III. THE METHODS TO OPTIMIZE LOOP-INDUCTANCE
The loop-inductance of inverter is mainly composed of the bus-bar inductance and the stray inductance from the process of manufacturing device. The stray inductance of the traditional bus-bar is much larger than the parasitic inductance of the device. Therefore, designing a low stray inductance busbar is critical to reducing the loop-inductance.
A. BUS-BAR STRUCTURE DESIGN
The DC bus-bar structures are mainly composed of tiling and lamination. The difference between the two structures is VOLUME 8, 2020 mainly reflected in the board spacing and the medium part of inter-board. Figure. 5 shows the structural models of two busbars. The laminated bus-bar is divided into five layers. The middle parts are the positive and negative conductive layers, respectively. The conductor is separated by three insulating layers. The current through the two conductive layers is mirrored. When analyzing the laminated bus-bar with low stray inductance in high frequency inverter, the inductance expression can further be simplified as [29] 
where, µ 0 is a constant, 4π×10 −7 H/m. According to (10) , the inductance of the laminated bus bar is proportional to the distance and length and inversely proportional to the width. In application, the length and width of the bus bar are greatly affected by the layout and requirements of the power electronic device.
A large l/b will cause the inductance to rise significantly. To avoid this situation, the relationship between the length and width of the busbar needs to be taken into account when designing the busbar.
Taking the tiled structure as an example, we give the relationship between l and b to ensure that the inductance of the laminated bus bar is not greater than that of the tiled copper structure of the same size as laminated bus bar.
The inductance of the tiled copper row can be obtained by [30] Figure. 7 (a) shows the stray inductance values of the laminated bus-bar and the tiled bus-bar with h set to 0.1cm (according to engineering experience, D is 4mm). The relationship between the wiring structure and stray inductance of the bus-bar is clarified based on this figure. It can be seen from Figure. 7 that laminated bus-bar's stray inductance is much smaller than that of the tiled structure, and the change magnitude in pace with l is much less than that of the tiled structure. But there are still some restrictions. Combined with (10) and (11) , the constraint that the laminated busbar inductance is smaller than the tiled structure is given as
200b +0.75-ln2+0.5 ln 0.04b π .
(12) By piecewise linear fitting, the following expression is obtained
Furthermore, Figure. 8 shows busbar design flow chart.
B. MINIMIZING LOOP-INDUCTANCE BY USING SNUBBER CAPACITOR
The voltage overshoot increases with the inductance of the power circuit, and it can be divided into two parts according to Figure. 1: one part is caused by the L D , and the other by L bb , L bus and L S , which can be expressed as
Because of the limitations of space and overall layout, the effect of voltage overshoot cannot be eliminated fully relying on the design of laminated bus-bar. To restrain voltage overshoot and reduce the loop-inductance, a scheme of paralleling capacitor at both ends of the dual SiC-MOSFETs is proposed.
The simplified equivalent circuit model is shown in Figure. 9, including snubber capacitors (C snub ), stray inductance of snubber capacitors (L snub ). When the SiC-MOSFET turns off, the expression of voltage at both ends of capacitance and inductance is given as
where, U C and U L are the voltage on C snub and L snub , and i Lsnub is the current in L snub . To reduce the voltage overshoot, C snub should be increased and L snub should be decreased. Since the parasitic inductance of multiple capacitors connected in parallel is smaller than a capacitor under the same size. Therefore, adopting multiple small capacitors in parallel instead of large capacitors can effectively reduce the stray inductance of snubber capacitor. As shown in Figure. 9, C 1 = . . . . . . = C n = C snub /n.
After SiC-MOSFET turns off, the energy stored in L bb , L bus and L S are transferred to C snub . The energy released by the inductance is
where, I off is the transient current when SiC-MOSFET turns off. And the total energy stored in all capacitors can be got
Voltage overshoot caused by the stray inductance, L bus , L bb and L S , will be fully absorbed when the capacitor can absorb the energy released by the inductor, then the selection principle of snubber capacitor can be achieved according to (16) and (17):
The snubber capacitors can only absorb the stray inductance between the snubber capacitors and the main capacitor. To reduce loop-inductance, the snubber capacitors should be placed as close as possible to the power module. When the voltage overshoot caused by L bb , L bus and L S are fully absorbed, further increase of snubber capacitors has little effect on the optimization of stray inductance of the system. Although snubber capacitors can optimize stray inductance of the power circuit, too many capacitors will make the bus-bar circuit longer. The stray inductance of the corresponding circuit will also increase. Therefore, there should be a compromise on the number of snubber capacitors. The optimization scheme can be determined by multiple simulations or experiments. Figure. 10 (a) and (b) show the flow chart of optimization and the block diagram of the test system.
IV. SIMULATION ANALYSIS AND VERIFICATION A. BUSBAR DESIGN
According to Figure. 8, a laminated busbar with an inductance less than 20nH is designed. First, determine the width to be 25cm. Figure 11 shows L(l, D) and the 20nH inductance contour under certain conditions. According to the inductance contour shown in Figure 11 (b), a piecewise linear fitting is performed to obtain the design criteria shown as follows
To confirm the validity of the analyse, the bus-bars are designed based on the inductance analysis, and Ansys Q3D Extractor, a Finite Element Analysis (FEA) software, is used to carry out simulation on bus-bar models. The detail parameters of the bus-bar are given in Table 2 . The physical structure of the bus-bars in Ansys Q3D are shown in Figure. 12(a) . Solution frequency is 50 kHz. In Ansys Q3D, four current sources were added to capacitor tabs A1, A2, B1 and B2, two current sinks were added to SiC MOSFET terminal 1 and terminal 2. Set the entire conductive layer to a Singal Net, and set the maximum element length to 10mm.
Because multiple capacitors are connected in parallel, the current paths are changed, which affects the inductance of the busbar. We firstly analyze the situation of a single capacitor and two capacitors. Figure 12 (b) shows thebusbars current distribution when one capacitor and two capacitors are connected in parallel. It can be seen that when two capacitors are connected in parallel, the current path becomes wider, so the inductance will decrease, which is consistent with the theoretical analysis. The results of simulation are shown in Table 3 . According to the simulation results, when two capacitors are used, the loop stray inductance is reduced by 2nH. Similar simulations can be performed for 3 or more capacitors in parallel. Due to the overall layout and power density considerations, two main capacitor structures are selected. 
B. DESIGN OF ABSORPTION CAPACITOR
It requires no less than 147nF snubber capacitor in parallel to fully absorb the effect of bus-bar inductance by using equations (18) for approximate calculation.To explore the effect of the number of parallel snubber capacitors, the Cosimulation model using Q3D and Simplorer was built according to the physical structure shown in Figure. 11. The detail parameters of the two bus-bar are shown in Table 4 . In the simulation platform as shown in Figure. 13, the snubber capacitor is gradually increased from 0, and the L loop in parallel with 3 capacitors and 6 capacitors is tested.
It can be seen from Figure. 14 that the loop-inductance decreases as the snubber capacitors is connected in parallel. The loop-inductance decreases when the snubber capacitor is increased from 0 to 3 in parallel, and then when more capacitors are connected in parallel, the loop-inductance decreases much less notably. When the snubber capacitor reaches 0.2 µF, the loop-inductance will not change with the increase of the snubber capacitor significantly. which is consistent with the theoretical analysis in section 3.2. 
V. EXPERIMENTAL ANALYSIS
The performance of the proposed optimization method was verified by an experimental prototype shown in Figure. 15. The parameters of circuit and measuring instruments are listed in Table 5 and Table 4 respectively. Figure. 16 shows the turn-off waveforms of SiC-MOSFET using the laminated bus-bar. According to (14) , it can be deduced that the loop-inductance is 67.11nH. To fully restrain the effect of bus-bar inductance, the value of C snub should be no less than 60nF according to (18) . Figure. 17 shows the partial SiC-MOSFET module turn-off waveforms when the value of snubber capacitor is changed. Table 7 lists the loop-inductance, oscillation periods and switching losses with C snub increases. It can be seen that the capacitance of 0.1µF in parallel can reduce the loop-inductance by 46.4%, and switching losses is also reduced by 30.8%. There is no obvious change with the further increase of capacitance, which means the snubber capacitor selection method is effective. The optimized effect of the snubber capacitor on the switching characteristics is confirmed. VOLUME 8, 2020 
A. VERIFICATION OF SNUBBER CAPACITOR SELECTION METHOD

B. VERIFICATION OF SNUBBER CAPACITORS LAYOUT
To verify the impact of capacitors layout, the snubber capacitors are installed at a distance of 0mm, 30.8mm and 54.5mm from the SiC-MOSFET module. Table 8 presents the impact of distance on snubber capacitors suppressing capability. Figure. 18 is the turn-off transient when snubber capacitors are paralleled at different locations from SiC-MOSFET. It can be seen clearly that the closer the snubber capacitors is to the SiC-MOSFET, the better the absorbing effect will be. To choose the appropriate number of snubber capacitors, loop-inductance is measured under the conditions of different numbers of snubber capacitors in parallel. Figure. 19 is the turn-off waveforms with 6 snubber capacitors. Compared with 3 capacitors in parallel, the loop-inductance is reduced by 8%. Figure. 20 shows the experiment and simulation of loop-inductance. The trends of simulation and experiment are basically the same, which proves the accuracy of the analysis.
In summary, combined with the experimental results, taking into account the compromise between cost, power density and switching characteristics, the selection and layout of the snubber capacitor are recommended as follows:
1) Select the capacitance value according to (18) , 2) Use 3 small capacitors in parallel, 3) Try to install the capacitors close to the SiC-MOSFET. 
VI. CONCLUSION
To minimize the loop-inductance of inverter based on SiC-MOSFET, this paper proposed a method with laminated bus-bar and snubber capacitors. Based on the model analysis, the guidelines for bus-bar structure design and capacitors selection and layout are provided. This method is simple because no complicated controls are required. By suppressing loop-inductance, voltage overshoot, oscillation and efficiency are fully optimized. The simulation and experimental results validate the performance of the proposed method. After connecting three absorbing capacitors in parallel, the voltage overshoot is reduced by 130V, the oscillation period is shortened by 50%, and the switching loss is reduced by 30.8%. The method proposed in this paper is ineffective for the stray inductance caused by the device package. The part of the inductance accounts for about 30% of the loop-inductance, which can be reduced by optimizing the crimping process. This aspect needs further study.
